We propose a novel multi-level pre-equalizer composed of multiple binary analog FIR filters, which achieves cost-effectiveness and low power consumption. The performance was investigated using 28-nm FD-SOI based CMOS circuits for 20-Gb/s 4-PAM MMF transmission.
INTRODUCTION
Higher speed and larger capacity data transmission in fiber optic communication link is required to accommodate rapidly increasing data traffic. 400 Gbit Ethernet is reported as the construction of high speed network link [1] . Multilevel modulation is one key-technology to increase the transmission capacity. In 400-Gbit Ethernet systems, four-levelpulse-amplitude-modulation (4-PAM) have been investigated as a cost-effective modulation scheme. One of limiting factor of transmission speed in fiber optic communication links is inter-symbol interference (ISI). ISI is caused by interference between adjacent symbols of transmitted signals. The factors of ISI in optical fiber transmission are, e.g., chromatic dispersion (CD), polarization mode dispersion (PMD), and differential modal delay (DMD). ISI caused by DMD is the dominant factor in case of multi-mode fibers (MMFs), which are used for short-haul low-cost systems. Various schemes are investigated to compensate DMD. One report employed optical domain compensation using mode filtering [2] . Electrical domain compensations using multipurpose digital-signal processors (DSPs) have also been studied, in which digital filters such as finite impulse response (FIR) filters are calculated by the DSPs [3, 4] . On the other hand, analog FIR filter based on analog electronic circuit technology is also attractive scheme which realize cost-effectiveness and low power consumption [5] [6] [7] [8] . We have investigated analog FIR filters using binary delay-line components based on complementary metal-oxide-semiconductor (CMOS) inverters, which can realize smaller integrated-circuit (IC) chip-size [9] . However, they can be used only for pre-distortion of binary signals for, e.g., binary phase-shift keying (BPSK) transmission, because they use binary delay-lines. In this paper, we propose a novel multi-level pre-equalizer using multiple binary analog FIR filters for multi-level modulation signals. The performance was investigated by numerical simulations of 28-nm fully depleted silicon on insulator (FD-SOI) based CMOS circuits for 20-Gb/s 4-PAM MMF transmission.
CONSTRUCTION OF MULTI-LEVEL PRE-EQUALIZER

A. Multi-level pre-equalizer using binary analog FIR filters
We designed multi-level pre-equalizer by using multiple binary analog FIR filters which consist of Gilbert Cells as multipliers and CMOS inverters as binary delay-lines. Figure 1 shows block diagram of the pre-equalizer for four-level signal composed of data1 and data2. The pre-equalizer consists of parallel binary FIR filters and 1/2-weighted adder. The two FIR filters have the same tap-coefficients h k and tapped delay time T. Binary input signals data1 and data2 are preequalized by the two FIR filters independently, and added after 1/2-weighting. By this calculation, we can achieve the pre-equalization of the four-level signal, thanks to the linearity of the FIR filters. 
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B. Gilbert Cell as Multiplier
A FIR filter consists of multipliers and delay lines. Proposed multi-level pre-equalizer was composed of Gilbert Cells as multipliers and CMOS Inverters as delay lines. Figure 2 shows our designed Gilbert Cell. The output voltage of this circuit V out can be expressed as
where I D1 , I D2 , I D3 , and I D4 are currents flowing through MOSFET M 1 , M 2 , M 3 , and M 4 , respectively. The MOSFET pairs of M 1 /M 2 , M 3 /M 4 , and M 5 /M 6 have the same W/L ratio. The currents can be adjusted by control voltages ( and ). The tap-coefficient of the multiplier can be proportionally adjusted by deferential voltage V cont1 -V con2 [9] . Figure 3 shows a delay line which consists of CMOS inverters. Each CMOS inverter works as a binary switch. The rise-time t r and the fall-time t f of a CMOS inverter can be determined by on-state resistance of the MOSFETs and gate capacitance of the following inverter. The gate capacitance and the on-state resistance are described as ,
C. CMOS Inverters as Delay Line
. (3) The tapped delay time can be determined by the rise-time and the fall-time of a CMOS inverter and the number of the cascaded inverters [9] . Figure 4 schematically shows system setup of 20-Gb/s 4-PAM transmission over 500-m MMF for our numerical simulation. DFB laser of 1550-nm wavelength was directly modulated by the four-level signal which was pre-equalized as described in section II. A., achieving pre-equalized optical 4-PAM signal. The pre-equalizer has 6 taps where tapcoefficients had been determined by least-mean-square (LMS) algorithm. The four-level signal was composed by 10-Gsymbol/s PRBS 2 9 -1 binary data. The modulated optical signal was transmitted by a 500-m MMF with 50-μm parabolicindex core. A mode scrambler was used at the input of the MMF to evenly excite higher order modes. Received optical power was adjusted using an attenuator (ATT), and directly detected by a photodetector (PD). Eye diagram and Error Vector Magnitude (EVM) were measured by an oscilloscope. 
SYSTEM SETUP
RESULT AND DISCUSSION
Figures 5 show eye-diagram of the transmitted 4-PAM signals. Figure 5 (a) is eye-diagram in case that the preequalization was not employed. The waveform was completely distorted by DMD of the MMF. Figure 5 (b) shows eyediagram in case that the pre-equalization was employed. Clear eye-opening could be achieved by using the multi-level pre-equalizer. Calculated EVM values versus optical received power are shown in Fig. 6 . In the case without the preequalization, EVM did not decrease less than 40 %, even if we increased optical received power. In the case with the preequalizer, EVM of 9 % could be achieved. The results clearly shows the effectiveness of our proposed multi-level preequalizer. 
CONCLUSION
We proposed a novel multi-level pre-equalizer using multiple binary analog FIR filters. The analog FIR filters was composed of Gilbert Cells and CMOS inverters designed by 28-nm FD-SOI based CMOS circuit. The equalization technology should encourage the application of analog FIR filter to future cost-effective and low power-consuming highspeed optical data links. 
